




Systeme logique et architecture de ordinateur

$$\left. \begin{array}{c|c|c} 44 & 8 & \\ \hline 40 & 5 & 8 \\ \hline \boxed{4} & \boxed{5} & 0 \end{array} \right\} (44)_{10} = (54)_8$$



$$\left. \begin{array}{c|c|c} 44 & 16 & \\ \hline 32 & 2 & 10 \\ \hline \boxed{12} & \boxed{2} & \end{array} \right\} (44)_{10} = (ee)_{16}$$

$b_1 \longleftrightarrow b_e$
transcodage



$$\begin{array}{r} + 110111 \\ 200110 \\ \hline 1042201 \end{array}$$

$b_e \rightarrow b_{10} \rightarrow b_0$
ordre

16 34 21

$$\begin{array}{r} 10110 \\ - 01200 \\ \hline 01010 \end{array}$$

$$\begin{array}{r} - 3 \\ 9 \end{array}$$

10 2

$$[-(2^{n-1}-1), +(2^{n-1}-1)]$$

signe range of bits

signed +0 -5

$$\begin{array}{l} 2_{10} \\ 2_1 \\ 2_{20} \\ 3 \\ 2_1 \end{array}$$